

Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG ,CPU-Memory	3,4
CPU-Power ,CPU-GND	5,6
DDRIII DIMMA1&DDRIII DIMMB1	7,8
LYNX-PCI /E/DMI /USB/CLK	9
LYNX-SATA/HOST/FAN/GPIO/VGA	10
LYNX-SMB/LPC/AUDIO/RTC/RST	11
LYNX-POWER PIN,GND/ LYNX STRAPS	12,13 ,14
PCIE(X1) & PCIE(X16) Slots	15
SIO-NUVOTON NCT5533D	16
ALC892/887 Type B	17
LAN Atheros_E2205-B	18
SATA/FAN	19
Front USB3.0 Connector	20
Front USB2.0 Connector	21
Rear USB2.0 Connector	22
DVI Connector	23
VGA Connector	24
ACPI Controller UPI	25
CPU Power - ISL95812	26、 27
DDR Power -UP1504 1-Phase	28
PCH Power - OP+MOS	29
PCH Power - ME POWER	30
ATX F_Panel /LED/TPM	31
SPI ROM	32
Manual Parts	33

MS-7823

Version : 32

212mm x 231mm

Intel Sharkbay plamform B85

CPU:

INTEL-Haswell LGA1150

System Chipset:

B85

Memory:

DDRIII (1333/1666MHz) * 4 (Dual Channel)

PWM:

VRD12 - ISL95812

OnBoard Chipset:

HD Audio Codec:ALC887

LAN-Atheros_E2205-B

SIO:NUVOTON 5533D

SPI ROM: 128 MB

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 2

Other:


DVI*1
VGA*1


SATA2*2
SATA3*4


FRONT USB2.0 *4
FRONT USB3.0 *2


REAL USB2.0 *2
REAL USB3.0 *2

MS-7823 Block Diagram











N12-150A010-L06



+CPU_VCCP-Decoupling



PLACE 0805 CAPS Near CPU SOCKET edge



+1.5V_DDR3-Decoupling




CPU SOCKET CAVITY CAPS

GND

GND



N12-150A010-L06






DDR3 DIMM_B0

DDR3 DIMM_B1


2014.08.19
add memory Socket





Only USB 3.0 ports 1 and 2 are enabled.




SATA 6 Gb/s support on ports 0 and 1 only.






VCC3	0.21A
3VA	0.015A
VBAT	6uA
3VSB	0.261A
VCC1_5	0.249A
PCH_1P05	5.747A



PCH decoupling cap




MICRO-STAR INT'L CO.,LTD


MS-7823

Size Custom	Document Description LYNX -POWER PIN
----------------	--

Rev	32
-----	----




PCH Straps



SPKR

Default Mode:
Internal weak Pull-down.


No Reboot Mode with TCO Disabled:
Connect to Vcc3_3 with 8.2k-10k Ohm weak pullup resistor.



GPIO55

Default Mode:
Internal pull-up.

Top Block Swap Mode:
Connect to ground with 4.7k Ohm weak pulldown resistor.



SATA1GP/GPIO19, GPIO51

Default (SPI):
Left both SATA1GP/GPIO19 and GPIO51 floating.
No pull up required.


Boot from PCI:
Connect SATA1GP/GPIO19 to ground with 1k Ohm pull-down resistor.
Leave GPIO51 Floating.

Boot from LPC:
Connect both SATA1GP/GPIO19 and GPIO51 to ground with 1k Ohm pull-down resistor.



GPIO53

Do not pull low.
Connect to ground with 1k Ohm pull-down resistor.



HDA_SDO

Default:
Do not pull high.


Disable ME in Manufacturing Mode:
Connect to VccSusHDA with 1k Ohm pull-up resistor through a jumper.





GPIO37


Enable TLS:
Pull up with 1k Ohm to VccSus3.3.

Default (Disable TLS):
Leave NC. Internal pull down.

For test cpu voltage







2014.08.22
 add LED on/off function
 GP04's default is GPI

2014.08.22
 add LED on/off function
 ALL LED OFF#

5533D DSW SUPPORT

LPC I/O STRAPPING RESISTOR


POWER-ON TRIP
 RTSA# R311 1K/4
 DTRA# R312 1K/4
 DTRA# R296 1K/4
 SOUTA R291 1K/4
 AMDPWR_EN R258 1K/4
 RTSA# R295 1K/4

PLTRST_BU1# R 725 4.7K/4
 PLTRST_BU2# R 228 4.7K/4
 CHIP_PWGD R267 1K/4
 R266 X 4.7K/4
 PECL_IO C237 X 47p50N4
 R233 X 1K/4
 VTIN3 R234 1K/4


NCT5533D POWER ON STRAPPING PIN

PIN	Function	NET Name	HI	LO
44	AMDPWR_EN	ENABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	DISABLE AMD PWR SEQ
18	TEST_MODE1	SOUTA	TEST MODE 1 ENABLE	TEST MODE 1 DISABLE
16	24M_48M_SEL	DTRA#	48MHz	24MHz
15	2E_4E_SEL	RTSA#	4E	2E


Voltage Sensing




Thermal Resistor




SERIAL PORT 1




I95-7523212-T07




N31-2051331-H06



PS2 Connector



D0G-0200529-A68










MICRO-STAR INT'L CO.,LTD

MS-7823

Size	Document Description	Rev
Custom	SIO-NUVOTON NCT5533D	32
Date: Monday, October 20, 2014	Sheet 16 of 37	




Type B: ALC892/887



E2205-B Giga LAN




2014.08.19
change to use E2205-B

Pull-up resistor RL1 required to either 3.3V suspend or core rail depending on the power well of the PCH input CLKREQ# buffer.



VDD33 power trace should be wider than 30mils;
AVDD33 power trace should be wider than 30mils;
VDDIO power trace should be wider than 30mils;
VDDIO_REG power trace should be wider than 20mils;
AVDDH power trace should be wider than 20mils;
AVDDL power traces should be wider than 20mils.
DVDDL power traces should be wider than 20mils.

- 10:
1. Support xD, not support SPI
2. Can support PPS, PPS at LED[0] or LED[1] or LED[2] which is selected by eFus
01:
1. Support SPI, not support xD
2. Can support PPS, PPS at LED[0] or LED[1] or LED[2] which is selected by eFus
11:
1. Not support xD, not support SPI
2. Only support PPS, PPS always at CRI013.



2014.08.19
add LAN cover and LED
These LED must be closes to LAN cover
2014.09.03
LAN cover change to E23-7920010-RH
LEDA7,LEDA8, Q11, RL21, RL22 in top


LED0:
1=hi core voltage(overclocking)
0=low core voltage (non-overclocking)

LED1:
1=SWR mode
0=LDO mode

LED3:
1=25MHz clock
0=48MHz clock

2014.04.02
Suggest pull-up to VDDIO,
if pull-up to other power soruce might cause leakage issue

CHOKEL1:
L04-47A7310-C08
L04-47A7680-T15



2014.08.19
change LAN_USB connector

LAN_USB18
RJ45_USBX2_LEDX2_TX-1000-RH-43
N58-22F1891-U30


LED1 low is Orange 1000
LED2 low is Green 100

2014.09.04
EMC Suggestion


SATA 6G PORT 0,1,2,3




SATA 3G PORT 4,5




2014.09.30
change SATA 4's TX and RX single



CPU FAN
4 PIN TYPE E(Smart Fan)




SYSTEM FAN1
4 PIN TYPE F(Smart Fan)



2014.09.11
change to using MLCC

SYSTEM FAN2
3 PIN TYPE C(Full Speed)

2014.08.21
add SYSFAN2







MICRO-STAR INT'L CO.,LTD

MS-7823


Size Custom	Document Description SATA/FAN	Rev 32
Date: Monday, October 20, 2014		Sheet 19 of 37

Front USB3.0 Connector




PCH/FCH side: OC# pull high to +3VSB

Near Front ==>




over current protect







D08-2000300-P16 (Itrip=3.5A; 0.003ohm) support 6 USB ports (3A)
D08-0300700-P16 (Itrip=2.6A; 0.015ohm) support 4 USB ports (2A)
D08-0100110-P16 (Itrip=1.1A; 0.04ohm) support 2 usb 2.0 ports (1A)


FRONT USB PORT 8,9




FRONT USB PORT 10,11







PCH/FCH side: OC# pull high to +3VSB



over current protect




REAR USB3.0 PORT





D0G-45B0510-I14

2014.10.02
change D19, D8 to D0G-45B0510-I14


N53-18M0091-F02



REAR USB2.0 PORT 4.5




D0G-45B0510-I14






DVI


VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)




2014.08.19
change DVI_VGA connector



D0G-05A0300-I14




ESD-ESD3V3U4ULC-RH




N58-39F0281-C67



HPD



For EMI






D0G-0200529-A68




D-Sub

Level shift




D0G-0200529-A68





PLACE CLOSE TO VGA CONNECTOR,
WITHIN 750 MIL OF PIN

D08-0100200-B07




D01-5817S0A-P15



VGA_DVI1A
VGA_DVI1A-RH-22
N58-39F0281-C67


2014.08.19
change DVI_VGA connector

5VDIMM FOR DDR



D03-7002D20-P15


For power 700W solution (only for uP7501+uP7506 for 3VSB solution)
The power supply VCC3 delay 12ms after VCC5 assert.
The chip U7501 5VDRV1 work when the VCC5 ready
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but
VCC3 not ready and let the 3VSB sequence fail.



D03-06P0319-N03

D03-3052M00-U47


3VSB




I31-P010402-U33

3VA

20mA





VCORE power on by s3 and 12v



CRB

HIGH:by PCH_1P05V
LOW:by S3

VRMPWRGD LEVEL SHIFT




MICRO-STAR INT'L CO.,LTD

MS-7823

Size Custom	Document Description CPU Power - ISL95812
----------------	---

Rev
32
27

VCCP POWER

VCORE ICC MAX70A ICCTDC:47A 65W
LL:2.5m ohm

MICRO-STAR INT'L CO.,LTD

MS-7823

Size Custom	Document Description CPU Power - MOS
----------------	--

Rev
32

DDR Power:1.5V


DDR3_1.5V 4.75A+12A+1.1A+6A=23.85A OCP:36A

4.75A FOR CPU

12A FOR 4DIMM

1.1A FOR DDR VTT


6A FOR PCH_Core 1.05V




OCP 23.85*1.25=30A

30A=(20uA*Rocs(R402))/(4*Rdson(Low side 3mohm))


R402=18K ohm




L02-8008074-M26



I34-3933U09-N62





DDR VTT Power




P.S. Only for meet Intel power down sequence.


PCH Power:1.05V 5.747A



PCH Power:1.5V 0.183A




PCH ME Power:1.05V 0.670A




APWROK falling to VccASW falling 40ns


+3.3V_ME




ATX POWER CONNECTOR



N93-24M0191-H06




LED (for NV5533)




D02-0390479-O05

5VCC leakage from ATXPGD. (NCT6779 PIN80)
(NCT5533 PIN36)




FRONT PANNEL




N31-2051331-H06

Speaker Pin Header



N31-1040131-H06


TPM/JLPC



N31-2071101-H06

SPI ROM

SPI_DEBUG_PROT Close to SPI ROM



MICRO-STAR INT'L CO.,LTD

MS-7823

Size Custom	Document Description SPI ROM	Rev 32
Date: Monday, October 20, 2014		Sheet 32 of 37

LABEL

MARKET Name

AMI
LABEL3
LABEL
LABEL

G51-M1SPXXA-A09

PCB

PCB1



7823_32

Battery



BAT1_X1
BAT-BCR2032P-RH

D06-0100101-P01

PK0-0782332-G37


PCH Heatsink

CPU Socket



CPU_H1
CPU 銅座


E21-7788020-F02



E31-0407380-K08

2014.08.21
add audio cover and moat LED


Audio cover




HS-0000640-RH

E31-0000640-K08


Audio moat is transparent and width 40mil



LEDA15 and LEDA16 must be hidden in the AUD_COVER1





Optical Fiducial Marks-120



FM002

F_PAD_X

Simulation





SINGLE_SIP2


2014.09.05
change PCH HEATSINK

Mounting Holes

HOLES_4S



2014.09.15
SIM1 change to reference 5VDIMM



2014.08.22
add Mounting Holes's LED
These LED must be close to Mounting Holes
2014.09.04
QMH2 change to AGND



MICRO-STAR INT'L CO.,LTD

MS-7823

Size Custom	Document Description Manual Parts	Rev 32
Date: Monday, October 20, 2014	Sheet 33	of 37